


# Olympus Block Diagram

Project code: 91.4Y601.001  
PCB P/N : 48.4Y603.0SA  
REVISION : 07258-3



<b>SYSTEM DC/DC</b> ISL6236 38	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	5V_S5(5A) 3D3V_S5(5A)
<b>SYSTEM DC/DC</b> TPS51124 40	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	1D05V_M(11A) 1D5V_S3(10A)
<b>TPS51117</b> 39	
DCBATOUT	1D8V_S3 (2.5A)
<b>TPS51100</b> 39	
1D8V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
<b>APL5308</b> 39	
3D3V_S0	2D5V_S0 (300mA)
<b>CHARGER</b> BQ24750 42	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
<b>CPU DC/DC</b> ISL6266A 37	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	VCC_CORE_S0 0~1.3V 47A
<b>NB DC/DC</b> ISL6263A 41	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	GFX_CORE
<b>SC411</b> 48	
DCBATOUT	1D5V_S3

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers: Offset 0224h).
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override, Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1, Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h; bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal, Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLFVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN controller
GNT(3:0)#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K


# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5  
Page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB657 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALL mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode (MCH -> ICH): (3->0, 2->1, 1->2 and 0->3) DMI x2 mode (MCH -> ICH): (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default). 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

## SMBus



## USB Table

Pair	Device
0	Combo (ESATA/USB)
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1



## PCI Routing

page 17

IDSEL	INT	REQ	GNT
TI7412	AD22	G: CARDBUS B: 1394 F: Flash Media S: SD Host	0 0

## PCIE Routing

LANE2	MiniCard WLAN
LANE3	NewCard WLAN



BOM1

<b>緯創資通</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b> LT32M	
Date: Monday, July 07, 2008	Sheet 2 of 54










- | Ref Des | For ITP-XDP        |
|---------|--------------------|
| J1      | NO_ASM-->ASM       |
| C157    | NO_ASM-->ASM       |
| R140    | NO_ASM-->1K 5% ASM |
| R144    | ASM (No Change)    |
| R136    | ASM-->NO_ASM       |
| R145    | ASM-->(No Change)  |
| R141    | ASM-->54.9 1% ASM  |
| R143    | ASM-->54.9 1% ASM  |









Route H\_XSWING & H\_YSWING  
10 mil wide / 20 mil spacing

Route H\_XRCOMP &  
H\_YRCOMP 10 mil wide /  
20 mil spacing

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Cantiga(1/7):HOST I/F</b>	
Size A3	Document Number <b>LT32M</b>
Date: Monday, July 07, 2008	Sheet 8 of 54
Rev <b>-3</b>	






BOM1







1D8V\_S3\_DDR2








BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Cantiga(8/7):GND	
Size	Document Number
A3	LT32M
Date:	Monday, July 07, 2008
Sheet	14 of 54
Rev	-3




BOM1			
 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>DDR2 SODIMM-A</b>			
Size C	Document Number		Rev -3
<b>LT32M</b>			
Date: Monday, July 07, 2008	Sheet	15 of	54






## CHANNEL A PARALLEL TERMINATION

FOR DDR2




## CHANNEL B PARALLEL TERMINATION

FOR DDR2



FOR DDR2




PLACE 1 CAP FOR EVERY 2 BITS TERMINATION TO VCC0R9A.







BOM1

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>DDR-2 TERMINATION/DECOUPLING</i></b>			
Size	Document Number		Rev
Custom	<b>LT32M</b>		<b>-3</b>
Date: Monday, July 07, 2008		Sheet 17 of	54

# LCD/INVERTER CONN




## CAMERA & DIG-MIC



BOM1


<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Heintai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LCD CONN &amp; CAMERA &amp; DIG-MIC</b>	
Size	Document Number
<b>LT32M</b>	
Date: Monday, July 07, 2008	Sheet 18 of 54

# CRT I/F & CONNECTOR





Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



## DDC\_CLK & DATA level shift




## Hsync & Vsync level shift




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taippei Hsien 301, Taiwan, R.O.C.


File	CRT/TV Connector		
Size	Document Number	LT32M	Rev -3
Date	Monday, July 07, 2008	Sheet 19	of 54

**GDDR3 16MX32 MEMORY**





P1819B  
SRB: 0: -1.25% down spread  
1: -1.75% down spread



Pls place these capacitors as close to as U14 MPVDD Pin.



<20> RASA0# << RASA0#  
 <20> RASA1# << RASA1#  
 <20> CASA0# << CASA0#  
 <20> CASA1# << CASA1#  
 <20> WEA0# << WEA0#  
 <20> WEA1# << WEA1#  
 <20> CKEA0 << CKEA0  
 <20> CKEA1 << CKEA1  
 <20> CSA0\_0# << CSA0\_0#  
 <20> CSA1\_0# << CSA1\_0#  
 <20> CSA0\_1# << CSA0\_1#  
 <20> CSA1\_1# << CSA1\_1#

<20> CLKA0 << CLKA0  
 <20> CLKA0# << CLKA0#  
 <20> CLKA1 << CLKA1  
 <20> CLKA1# << CLKA1#

<20> WDQSA[7..0] << RDQSA[7..0]  
 <20> RDQSA[7..0] << RDQSA[7..0]

<20> DQMA#[7..0] << DQMA#[7..0]


<20> MDA[63..0] << MDA[63..0]

<20> MAA[11..0] << MAA[11..0]

<20> BA0 << BA0  
 <20> BA1 << BA1  
 <20> BA2 << BA2  
 <20> MAA12 << MAA12

PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



U53C 3 OF 6  
Part 3 of 6

MEMORY  
INTERFACE

FOR DUAL-RANK CONNECTIONS  
USE THE CSx8\_1 CHIP SELECT PINS


BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title AT1 M82-S(3/6):Memory Interface

Size A3 Document Number LT32M Rev -3

Date: Monday, July 07, 2008 Sheet 23 of 54











BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ATI M82-S(6/6):LVDS		
Size	Document Number	Rev
Custom	LT32M	-3
Date:	Monday, July 07, 2008	Sheet 25 of 54






3D3V\_S5  SPI\_MOSI\_R



MAIN SOURCE:20.F0411.003  
SECOND SOURCE:20.D0246.103

20.F0714.003



GLAN\_COMP place within 500 mils of ICH9M

<10> ACZ\_SDIN  
<10> ACZ\_SDOOUT  
<10> ACZ\_SYNC  
<10> ACZ\_RST  
<10> ACZ\_BITCLK



<40,55> ACZ\_BITCLK\_MDC  
<35> ACZ\_BITCLK\_RTL  
<35> ACZ\_SYNC\_RTL  
<40,55> ACZ\_SYNC\_MDC  
<40,55> ACZ\_RST\_MDC  
<35> ACZ\_RST\_RTL


<35> ACZ\_SDATIN\_RTL  
<40,55> ACZ\_SDATIN\_MDC  
<40,55> ACZ\_SDATOUT\_RTL  
<35> ACZ\_SDATOUT\_MDC




<53> SATA\_LED#

<32,55> SATA\_RXN0  
<32,55> SATA\_RXP0  
<32,55> SATA\_TXN0  
<32,55> SATA\_TXP0

<32,55> SATA\_RXN1  
<32,55> SATA\_RXP1  
<32,55> SATA\_TXN1  
<32,55> SATA\_TXP1



KDS: RESO 32.768KHZ / 12P



RTC\_X1  
RTC\_X2  
RTC\_RST#  
SRTC\_RST#  
INTRUDER#

INTVRMEN  
LAN100\_SLP  
GLAN\_CLK  
LAN\_RSTSYNC  
LAN\_RXD0  
LAN\_RXD1  
LAN\_RXD2

LAN\_TXD0  
LAN\_TXD1  
LAN\_TXD2  
GLAN\_COMP  
GLAN\_COMPI  
GLAN\_COMPO

HDA\_BIT\_CLK  
HDA\_SYNC  
HDA\_RST#  
HDA\_SDIN0  
HDA\_SDIN1  
HDA\_SDIN2  
HDA\_SDIN3

HDA\_SDOUT  
HDA\_DOCK\_EN#  
HDA\_DOCK\_RST#  
HDA\_DOCK\_RST#/GPIO33  
HDA\_DOCK\_RST#/GPIO34

SATALED#  
SATA0RXN  
SATA0RXP  
SATA0TXN  
SATA0TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

SATA1RXN  
SATA1RXP  
SATA1TXN  
SATA1TXP

FWH0/LAD0  
FWH1/LAD1  
FWH2/LAD2  
FWH3/LAD3

FWH4/LFRAME#  
LDRQ0#  
LDRQ1#/GPIO23  
A20GATE  
A20M#

DPRSTP#  
DPSPLP#  
FERR#  
CPU\_PWRGD  
IGNNE#

INIT#  
INTR#  
RCIN#  
NMI#  
SMI#

STPCLK#  
THRMTRIP#  
PECI

SATA4RXN  
SATA4RXP  
SATA4TXN  
SATA4TXP

SATA5RXN  
SATA5RXP  
SATA5TXN  
SATA5TXP

SATA6RXN  
SATA6RXP  
SATA6TXN  
SATA6TXP

SATA7RXN  
SATA7RXP  
SATA7TXN  
SATA7TXP

SATA8RXN  
SATA8RXP  
SATA8TXN  
SATA8TXP

SATA9RXN  
SATA9RXP  
SATA9TXN  
SATA9TXP

SATA10RXN  
SATA10RXP  
SATA10TXN  
SATA10TXP

SATA11RXN  
SATA11RXP  
SATA11TXN  
SATA11TXP

SATA12RXN  
SATA12RXP  
SATA12TXN  
SATA12TXP

SATA13RXN  
SATA13RXP  
SATA13TXN  
SATA13TXP

SATA14RXN  
SATA14RXP  
SATA14TXN  
SATA14TXP

SATA15RXN  
SATA15RXP  
SATA15TXN  
SATA15TXP

SATA16RXN  
SATA16RXP  
SATA16TXN  
SATA16TXP

SATA17RXN  
SATA17RXP  
SATA17TXN  
SATA17TXP

SATA18RXN  
SATA18RXP  
SATA18TXN  
SATA18TXP

LPC\_LAD0  
LPC\_LAD1  
LPC\_LAD2  
LPC\_LAD3

LPC\_LAD0[0..3]  
LPC\_LAD0[3]  
LPC\_FRAME#  
3D3V\_LDRQ1\_S0

KA20GATE\_SB  
H\_DPRSTP#  
H\_FERR#  
CPU\_PWRGD  
IGNNE#

INIT#  
INTR#  
KBRST#  
NMI#  
SMI#

STPCLK#  
H\_THERMTRIP#  
ICH\_TP8

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

LPC\_LAD0  
LPC\_LAD1  
LPC\_LAD2  
LPC\_LAD3

LPC\_LAD0[0..3]  
LPC\_LAD0[3]  
LPC\_FRAME#  
3D3V\_LDRQ1\_S0

KA20GATE\_SB  
H\_DPRSTP#  
H\_FERR#  
CPU\_PWRGD  
IGNNE#

INIT#  
INTR#  
KBRST#  
NMI#  
SMI#

STPCLK#  
H\_THERMTRIP#  
ICH\_TP8

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA



CLK\_PCIE\_SATA  
CLK\_PCIE\_SATA

BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title ICH9-M (1 of 4)  
Size Document Number LT32M Rev -3  
Date: Monday, July 07, 2008 Sheet 29 of 54








Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS


## SATA HD Connector





## ODD Connector



**TOP VIEW**



## GOLDEN FINGER FOR DEBUG BOARD





BOM1





**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File			
<b>HDD/CDROM/DEBUG / LEDS</b>			
Size	Document Number	Rev	
	<b>LT32M</b>	<b>-3</b>	
Date:	Monday, July 07, 2008	Sheet	32 of 54










HP\_OUT/ LINE\_OUT



- [illegible]




3

1

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>LAN connector/NEW CARD/SIM</b>			
Size	Document Number	Rev	
A3	<b>LT32M</b>	<b>-3</b>	
Date:	Monday, July 07, 2008	Sheet	37 of 54
		E	

A	B	C	D	E
---	---	---	---	---



Primary : STMicro LIS244AL  
2nd: ADI ADXL322

Width = 6 mil & Spacing = 10 mil  
for three Output traces

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM


#### Layout Comment :

- (1) Place C439, C443, Q7, R286, R275, C441, C440, R288, R289 close to U32.
- (2) Avoid routing under DCDC switching area.

BOM1



<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>G-SENSOR</b>		
Size A3	Document Number <b>LT32M</b>	Rev <b>-3</b>
Date: Monday, July 07, 2008	Sheet 38 of 54	






SB

## BT CONNECTOR




CIR

## MDC 1.5 CONN



WIRELESS SWITCH



BOM1




# Mini PCI-E Connector

Only port-1 support USB


For Robson

## Port-1 High




20.F0832.052

MAIN SOURCE: 20.F0832.052  
SECOND SOURCE: 20.F1107.052




# Mini PCI-E Connector

## Port-2 low



62.10043.411

MAIN SOURCE: 62.10043.411  
SECOND SOURCE: 20.F1084.052





BOM1

# NEWCARD Connector


For Newcard socket

Place them Near to Chip

Place them Near to Connector



CN15  
CARBUS26P-14GP  
62.10024.A01



BOM1



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
Module NewCard  
Size Document Number  
LT32M  
Date: Monday, July 07, 2008 Sheet 42 of 54


Rev -3

## Low -End USB BOARD

1394



## USB\* 2



**BOM1**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title	Author	Year	Journal	Volume	Page
1. The Effect of Temperature on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1234
2. The Effect of pH on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1235
3. The Effect of Oxygen Concentration on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1236
4. The Effect of Nutrient Availability on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1237
5. The Effect of Light Intensity on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1238
6. The Effect of Salt Concentration on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1239
7. The Effect of Humidity on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1240
8. The Effect of Air Pollution on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1241
9. The Effect of Noise on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1242
10. The Effect of Vibration on the Growth of <i>Escherichia coli</i>	Smith, J. D.	1985	Journal of Bacteriology	151	1243

Size B	Document Number <b>LT32M</b>	Rev <b>-3</b>
-----------	---------------------------------	------------------

Date: Monday, July 07, 2008 Sheet 43 of 54

\_\_\_\_\_ 1





3.3V  
Design Current =6A  
MAX current =  
OCP design = A

5V  
Design Current =6.3A  
MAX current =8.8  
OCP design = 8.5A


BOM1





-SC MODIFY 1/15

<10.28> PM DPRSLPVR

<4.10.28> -DPRSTP

<10.28> -VGAET\_PWVR





BOM1















Figure 1: Schematic diagram of the proposed 18T1S1D1P1 architecture. The diagram shows a 16-bit input bus (G39-G4) connected to a 16-bit output bus (GAP-CLOSE-PWR). The input bus is divided into two 8-bit segments: 1.8V\_PWR\_DDR2 (G39-G42) and 1D8V\_S3\_DDR2 (G42-G4). The output bus is divided into two 8-bit segments: 1.8V\_PWR\_DDR2 (GAP-CLOSE-PWR) and 1D8V\_S3\_DDR2 (GAP-CLOSE-PWR). The 1D8V\_S3\_DDR2 segment is highlighted with a red circle.






BOM1







## SPI FLASH



## POWER BOTTOM BOARD




## KEYBOARD CONNECTOR




## CHARGER CONNECTOR




## AV Panel



## TouchPad Connector





BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
Custom	LT32M		-3
Date:	Monday, July 07, 2008	Sheet	54 of 55

